The first phase of the MYRRHA (Multi-purpose hYbrid Research Reactor for High-tech Applications) 100 MeV project, called MINERVA (MYRRHA Isotopes productioN coupling the linEar acceleRator to the Versatile proton target fAcility), was launched in September 2018. Through collaboration with SCK•CEN (Studiecentrum voor Kernen-
INTRODUCTION
The aim of the MYRRHA project [1] is to demonstrate radiotoxic waste transmutation through the design of a hybrid reactor, driven by a superconducting proton LINAC operating at 600 MeV. From the beginning of 2016, SCK•CEN is in charge of building the first section of the accelerator, up to 100 MeV (MINERVA project). As the R&D phase started in July 2017, IN2P3 laboratories began the study of a SRF (Superconducting Radio Frequency) cryomodule (Beta=0.37, f=352.2 MHz) prototype. A complete test bench, aiming to conduct the full power RF tests planned for the second semester of 2021, will be accommodated by IPNO and housed in Orsay (France). IPNO is also in charge of the design and test of a µTCA-based [2] LLRF prototype. It benefits from the return on experience from the LLRF realized for MYRTE (MYRRHA Research and Transmutation Endeavour, design of an injector prototype) project [3] .
UPGRADE OF THE MYRTE LLRF
The last tests campaign for the MYRTE LLRF occurred on September 2019. Regulation at the nominal power was performed, i.e. up to 110 kW, with good stability results [3] . Another approach was adopted to face MINERVA requirements, with a special view to reliability and mass production. Indeed, the latter implies a need for uniform, modular and rugged systems. Sustainability required for the facilities also lead to look for architecture with high availability and redundancy. Finally, the choice made at IPNO was to upgrade the existing system to a µTCA-based format, due to the high reliability provided by the standard (99.9% without redundancy, 99.999% else), as well as the number of on-the-shell industrial solutions for each component of a LLRF. The complete system is presented in the next section, with the different electronical boards and their dedicated functions.
A µTCA VERSION OF THE LLRF
The µTCA-based LLRF under development at IPNO follows the architecture presented in Fig. 1 .
Currently, all the hardware mentioned, except the downconverter µRTM (Micro Rear Transition Module) module and the multipacting board (embedded in the IFC_1420), has been acquired and assembled in a Native-R5 chassis from N.A.T. (Gesellschaft für Netzwerk-und Automatisierungs-Technologie mbH).
Hardware of the MINERVA LLRF
The different electronical boards that compose the LLRF as presented in Fig. 1 are:
• IFC_1420: For the digital part of LLRF acquisition, we selected the IFC-1420 Fast Digitizer AMC (Advanced Mezzanine Card) that has been developed by IOxOS Technologies. This AMC is an analog variant of the IFC_1410 with an onboard ADC/DAC function (DAQ-1430) that includes two FPGA (Field-Programmable Gate Array) Mezzanine Card (FMC) slots: -DAQ_1430: Mezzanine board for data acquisition. It implements ten 16-bit ADC channels at 250 Msps and four 16-bit DAC channels at 2.5 Gsps dedicated to the µRTM interface. -RF Interlocks: a multipacting and arc detection board dedicated to the RF couplers with several inputs and outputs for externals interlocks from the cryogenic and auxiliaries PLC (Programmable Logic Controller) in particular and LLRF status. These FMCs are both controlled by a Xilinx Kintex UltraScale FPGA KU040. The IFC-1420 board embeds a PowerPC (NXP QorIQ T2081 processor @ 1.8 GHz) CPU (Central Processing Unit) and supports a µRTM (Micro Rear Transition Module) card compliant to DESY A1.1CO to supply the analog signals to the ADC function.
• Down-converter: Off-the-shelf RF board for both LLRF and diagnostics systems, as beam position monitor, for instance. It will operate for all accelerating sections frequencies, in order to use the same VHDL (VHSIC (Very High Speed Integrated Circuits) Hardware Description Language) code for each (no specific code at low frequency due to direct sampling operation). It is based on five RF channels (50 ohms) in the frequency range 80MHz to 1000MHz with a down conversion to an intermediate frequency range from 7.5 to 50MHz. The Local Oscillator (LO) signal will be provided by a low phase noise Phase-Locked Loop (PLL) tuned to the accelerator frequency. It is developed as a µRTM module in MTCA.4 and will be connected directly to the IFC_1420. The main challenge is to implement all functionalities with very low crosstalk between channels or temperature stability, amongst other requirements, with a usable area close to 236 cm2 (one side of a full-size double module). The design of this board is currently under development through a collaboration between the Electronics for Accelerators Group at IPNO and IOxOS Technologies, within the framework of a Non-Disclosure Agreement. The first prototype is planned for the next year.
• Piezo + Motor C&C: This AMC board associated to an external linear power rack allows the frequency tuning of a cavity using piezoelectric and motor controllers. A first prototype including only the piezoelectric controller has been developed and validated through collaboration between IPNO and LPSC (Laboratoire de Physique Subatomique et de Cosmologie).
• Timing EVM (EVent Master):
The mTCA-EVM-300 board from MRF (Micro Research Finland) is used for generating and distributing the RF and beam triggers with event codes transmitted by optical fiber to the EVRs.
• Timing EVR (EVent Receiver):
The mTCA-EVR-300U board, also from MRF, decodes events and signals from the EVM, and distributes the RF and beam triggers to the system. FPGA and CPU description system using VHDL and EPICS language Figure 2 illustrates the different memories directly associated to the FPGA and the CPU as well as connections that allow communication between the FPGA and the CPU, the AMC (IFC_1420) and the µRTM module (Down-converter). The FPGA is connected to two 512 MByte DDR3L-1066 SDRAM memories, and to the AMC interface with two PCIe x4 Gen2 links, point-to-point links and multi-point links. It is also connected to the processor with a PCIe x4 Gen3 link.
The processor itself is connected to 2 GByte DDR3L-1866 SDRAM, 512 MByte NAND flash (non-volatile storage memory) and 64 MByte SPI memory (non-volatile boot memory). It is connected by one 1000BASE-KX gigabit 
VHDL PROGRAMMING USING TOSCA IIB
We will present in this paragraph the necessary FPGA functions, which will communicate with the LLRF control system, their location in the FPGA and how to interface them by exploiting TOSCA IIb architecture.
TOSCA IIb
In the IFC-1420 digitizer, the FPGA processing unit is powered by IOxOS Technologies proprietary TOSCA FPGA Design Kit, a system design environment for custom application design and integration.
TOSCA is a NoC (Network on Chip) architecture based on a PCI Express switch centric structure that implements a memory mapped model with segregated I/O Space (CON-TROL Plane) and Memory Space (DATA Plane) [4] .
The version of TOSCA used for current developments in Vivado is TOSCA IIb.
FPGA functions interacting with the control system
FPGA functionalities are divided into three categories:
• Set-points and Boolean indicators (FPGA register) used for alarms, command and configuration parameters, Boolean states, etc...
• FIFO (First In, First Out) memory: Medium-sized Frame (e.g. for data acquisition) and pattern signals.
• DMA (Direct Access Memory): monitoring frame and circular buffer.
TOSCA interfaces
Several interfaces have been implemented in TOSCA IIB environment.
Among them, we selected:
• TCSR interface to implement control and status registers. TCSR Bus interfaces support single beat Read/Write transactions, which allows the 32-bit data from the FPGA to be send to the supervision and vice versa.
• TMEM (Tosca MEMory) interface, which is 64-bit wide. It supports single beat and burst in Read/Write operations. TMEM will allow communicating FIFOs with the control system.
• SMEM (Shared MEMory) interface, a high speed 64-bit interface that supports two independent Read/Write transactions. It is used in particular to manage large data buffer integrated in SMEM DDR3L.
• iDMA interface: it is used to send 64-bit data via DMA. This interface uses two independent engines (Read_Engine and Write_Engine). Table 1 summarizes the FPGA's functions that communicate with the control system, the corresponding TOSCA interfaces and their data size. It also presents a primary study of the number of elements that will be used for each functionality based on MYRTE project data. So far, the different memories have been investigated and are already used, except for the iDMA interface. Once finished, the next step will be to integrate the signal processing developments realized for MYRTE, which will constitute a starting basis for VHDL developments [3] . Nevertheless, feedback from MYRTE raises the need for upgrades to improve the latency of the system (to increase gain and phase margin of the LLRF), the signal-to-noise ratio (use of near I/Q demodulation instead of I/Q), amongst others.
EPICS

ESS EPICS Environment
For MINERVA, EPICS was chosen to perform control and command. Developments made so far at IPNO followed the model of E3 (ESS EPICS Environment), the control architecture used by ESS (European Spallation Source). Using the open sources from the project [5] , a complete architecture was deployed on the µTCA crate, thus the developing work only has to focus on the design of two E3-compliant modules: one for the general supervision of the crate, and another one for the LLRF.
MINERVA µTCA Health Monitoring IOC
After installing E3 from the sources [5] , one module included in the architecture, called ipmi-epics, served as a basis for the design of a general supervision IOC (Input-Output Controller). ipmi-epics is mainly a wrapper library to integrate IPMItools [6] into EPICS. Basically, ipmi-epics can be used to scan the system through IPMI (Intelligent Platform Management Interface) bus communications, and generate PVs (Process Variables) that correspond to each detected sensors in the system, for instance temperature, voltage or current sensors. This was used at IPNO to design an IOC (Input-Output Controller) dedicated for the general supervision of the crate (Fig. 3 ). However, one limitation to this process was found for a complete setup: with different boards present, it was not possible to relate one PV to its physical hardware, and moreover it was not possible to ensure PV's name unicity. Therefore, a new version of the E3 module was implemented at IPNO, which relies on FRU (Field Replaceable Unit) data to char-acterize each pieces of hardware through the use of two numbers: a generic identifier and an instance number. Then, during the IPMI scan for sensor detections, these two numbers were again found in the sensor's field, forming a couple {ID,Instance}: it was thus possible to establish a link between each sensor and its dedicated hardware (FRU device). This easily led to the unicity for each PV's name generated. Thus, according to the MYRRHA naming convention [7] , variables were defined with the following naming scheme: PREFIX:BOARD_NAME_BOARD_ID_PV_NAME PREFIX=SYSTEM-SUBSYSTEM:DEVICE_TYPE-DEVICE_INSTANCE
In addition, the collection of the triplet {Manufacturer,Product,Serial N°} appears to be a great help to maintenance operations, as each hardware component is now fully characterized in EPICS ( Fig. 4 ) and can quickly be isolated thanks to its serial number in case of failure. 
Tscmon Lib Integration
Last but not least are the developments of a E3-compliant module for the control and command of the LLRF. To this end, work is under progress to integrate the TOSCA IIb C library, toscamon, into EPICS. This software utility, provided by IOxOS Technologies, is indeed fully interfaced with the FPGA and was successfully tested in read/write modes with the TCSR registers and TMEM memories. This integration constitutes the main remaining task for the EPICS developments, as feedback from MYRTE already provides the majority of the signal processing architecture [3] .
CONCLUSION
Within the framework of MINERVA, a µTCA-based LLRF prototype is being developed at IPNO, taking advantage of MYRTE feedback as well as the possibilities given by the µTCA standard. The first step of the design, the selection of the different hardware components and the assembly of a complete µTCA crate, was finished by the end of 2018. Special attention was given to mass production and reliability considerations while choosing the hardware, the only in-house developments being the down-converter in collaboration with IOxOS Technologies and the RF interlocks FMC. The following phase consisted on the deployment of E3 and the design of the µTCA health monitoring IOC, and the mastering of the TOSCA IIb environment provided by IOxOS Technologies.
Remaining work consists of both the integration of MYRTE VHDL developments for signal processing into the TOSCA environment, and the design of a wrapper module to integrate TOSCA C library into E3. The design of this new version for the LLRF is under progress, and a first prototype is planned for 2020, so that it could be validated through on-site tests, before the RF tests taking place during the second semester of 2021.
